Home > Published Issues > 2017 > Vol. 6, No. 1, January 2017 >

Implementation of improved positive and negative sequences separation phase-locked loop under grid voltage sags

 Author(s): Chen Binga, Hei Chenyangb, Guan Yuanpengb, Xie Yunxiangb, Zeng Zhiwub
a State Grid Jiangsu Electric Power Company Research Institute, Nanjing, P. R. China

b South China University of Technology, Guangzhou, P. R. China
International Journal of Smart Grid and Clean Energy, vol. 6, no. 1, January 2017: pp. 1-10
ISSN: 2315-4462 (Print)
ISSN: 2373-3594 (Online)
Digital Object Identifier: 10.12720/sgce.6.1.1-10

Abstract:Detecting and locking the phase and frequency information of the voltage at point of common coupling (PCC) quickly and accurately under grid voltage sags is the premise of grid connected inverter which can ride through the fault successfully. In order to achieve grid voltage synchronize with phase and frequency information quickly under voltage sags, this paper proposed an improved Phase-Locked Loop (PLL), which is referred to as DSCαβ-PLL, based on the stationary references frame PLL. The DSCαβ-PLL can separate and track the positive-sequence voltage component of PCC in the stationary references frame. Then the proposed method is deduced in detail, and math expressions are presented next. According to above improvements, the relevant PLL simulation model is built in MATLAB/Simulink. The results show that the DSCαβ-PLL can not only be stable in different types of voltage sags, but also can track and lock the phase and frequency information of the voltage at PCC fast.

Keywords: Voltage sag; phase-locked loop; positive sequence separation; symmetrical components method

Full Paper.pdf