Power quality comparison of single-phase and three-phase inverter topologies for renewable energy systems

Mert Saçlı*, Onur Ayan*, Murat Silsüprü*, and Belgin Emre Türkay*

* Istanbul Technical University, Istanbul, Turkey

Abstract
In recent years, electricity demand has been increasing, whereas conventional or petroleum-derived energy resources which are used for generating electrical power have been decreasing day by day. On the other hand, environmental problems due to petroleum-derived energy resources are another vital issue in the world. Renewable energy resources play a crucial role in less global warming, improving public health and inexhaustible energy. Inverters are one of the main components of renewable resources such as solar cells, wind turbine, fuel cells etc. Power quality is one of the major problems for all power systems. Power quality is getting more complicated by integrating renewable energy systems. For this reason, power quality effects of inverters must be investigated. In this study, different single and three-phase inverter topologies were designed and analyzed. In terms of single-phase four different topologies, in terms of three-phase, three different topologies were modeled. All topologies were investigated for current waveform under varying load conditions and compared in terms of DC injection, total harmonic distortion (THD) and individual harmonics with the help of PSIM and MATLAB Simulink.

Keywords: Inverters, PWM, SPWM, Power quality, THD, Harmonics.

1. Introduction

Energy is a vital thing for the continuation of our daily life. Energy can be defined as the capacity of a physical system to do work. There are lots of energy forms such as mechanical energy, light energy from the sun, heat energy, chemical energy, nuclear energy, and electrical energy. Throughout history, with the development of humanity, energy has been generated in various forms, and the use of energy has spread over a wide area [1].

Energy can be classified into 2 main categories according to areas of utilization such as renewable and non-renewable energy resources. Renewable energy is an energy resource that is replaced rapidly by a natural process, or it is an energy source that is naturally replenished. Wind turbines, fuel cells, solar cells, nuclear energy, and hydroelectric energy are examples of renewable energy resources. Non-renewable energy sources or natural resources are those sources that drain fossil reserves deposited over centuries. This results in depletion of these energy reserves. The four primary nonrenewable energy sources are natural gas, coal, uranium (nuclear energy), and crude oil. Despite decreasing of limited conventional resources, 80% of electrical energy is generated from conventional energy resources [2]. Due to burning fossil fuels, 21.3 billion tons of CO2 were released, but researches show that about half of the natural resources to be absorbed, that is, a net release of 10.65 billion tons of CO2 [3]. For these reasons all around the world, the number of renewable energy researches grows up also RES is increasing day by day.

Due to these reasons, increasing the share of RES in electricity generation is inevitable. RES has many advantages for the environment, but there are some difficulties. Power quality is getting more complicated with the inevitable integration of RES to the interconnected systems. Disturbances in the
quality of electrical energy may impair the end user equipment may cause the devices to malfunction. Due to low-quality energy, significant losses can occur for industrial sectors where very precision processes such as semiconductor industries [4]. For these reasons, energy quality of power systems should be investigated profoundly. This project firstly aims to design different single and three-phase inverter topologies for using renewable energy systems under different load condition. Secondly, it focuses on analyzing and comparing regarding DC injection, total harmonic distortion and individual harmonics with the help of PSIM and MATLAB Simulink.

2. Inverter

Inverters are indispensable components for most industrial applications. They are widely used in various motor types and power systems. The most commonly used inverter topologies are basic inverter topologies and multi-level inverter topologies. An inverter can be defined as a tool which converts a DC input voltage to the desired amplitude and frequency AC output voltage. Another definition of an inverter according to IEEE dictionary is an electronic device or circuit that changes direct current (DC) to alternating current (AC) [5]. Voltage, current, and frequency can be adjusted to an appropriate level. The frequency of output voltage can be constant or variable.

Inverters can be classified according to different properties such as output level as 2-level and 3-level; in terms of output waveform: square waveform, modified square waveform, True sine waveform; in terms of controlling type: voltage source inverter and current source inverter; in terms of phase condition: single and three-phase etc. [6].

There are many semiconductors used in inverters circuit such as IGBT, MOSFET, etc. In addition to this, there are many controlling techniques for switching these semiconductors such as pulse width modulation (PWM), sinusoidal pulse width modulation (SPWM), selective harmonic elimination (SHEPWM), space vector modulation (SVM), and others [7].

Ideally, inverter output is expected to be sinusoidal but in practice, the waveforms at the inverter output are not sinusoidal, and they contain harmonics. Although some of these harmonics should be an acceptable level, in high power applications these harmonics should be reduced, and low decaying sinusoidal waveforms are required. The harmonics of the output voltage can be significantly reduced by switching techniques with high-speed semiconductor elements. [8]

Inverters are a source of harmonics originating from converting DC to AC for RES. Investigate of inverters is so essential for power quality.

3. Methodology, Modeling, and Simulation

Investigate power quality effects of inverters are significant. In this study, 7 circuit topologies were implemented and designed: half-Bridge, full-bridge with PWM generator in Simulink and full-bridge 2-level SPWM and 3-level SPWM as single-phase; full-bridge 2-level controlled, uncontrolled and cascaded connected 3-level inverter as 3-phase. MOSFET and IGBT transistors are used in this study. All transistors are controlled with PWM. In this study, PWM is produced with two techniques: SPWM and natural sampling PWM. These PWM signals are used to control switches. Through an LC filter, the output of inverter generates a wave approximately equal to a sine wave and keeping the THD between limits according to IEEE standards 1547.2003. LC filter properties are important for eliminating harmonics based on inverter so cut-off frequency should be determined properly. In the first part, LC filter is used same for all topology due to comparing inverter effects on THD second part L, and C value was increased at proper value due to keeping the THD between IEEE standards 1547.2003. It is commonly used that basically cut-off frequency of LC filter is [9]:

\[ f_0 = \frac{1}{2\pi \sqrt{LC}} \]  (1)
L is inductance value and C is capacitance value. It is known that typically an LC filters capacitance value should be maximum and inductance value should be minimum according to cut-off frequency. In this paper, L and C values were determined according to the 1000 Hz cut-off frequency. For all circuit, L is determined 8 mH and C is determined 3.16 µF. As mentioned above for all topologies THD limits should be between IEEE 1547.2003 standards. Due to this reasons, capacitor value is increased up to 100 µF for single-phase topologies. All L and C values are based on a real project's data which provided by one of this paper author Dr. Murat Silsüpür.

Input voltage is determined 350V for full-bridge and 700V for half-bridge for single-phase topologies; also for 3-phase topologies, the input voltage is determined 700V for uncontrolled and controlled full-bridge topology and 450 V for cascaded H-bridge each bridge.

Power of inverter is determined as 10 kW, it means inverter power of single-phase topologies is 10 kW, and three-phase topologies inverter power is 30 kW. All topology analyzed under 25%, 50%, 75% and 100% resistive load condition, so all topologies analyzed at power 2.5 kW, 5 kW, 7.5 kW, and 10 kW resistive load condition as a phase. It is important because aims of this study examine to the effects of inverters on power quality not to effects of non-linear loads. The output voltage is 220 V as a phase and output frequency is 50 Hz for all topology. All inverter topologies as mentioned above voltage source inverter, so voltage is kept constant at 220V with changing modulation index. SPWM is generated with comparing between a sine wave and a carrier waveform. The modulation index is the amplitude of the sine wave divided by the amplitude of the carrier waveform. [10]:

$$m = \frac{V_{sine}}{V_{carrier}}$$

Two different PWM generation techniques are used in this paper. SPWM and natural sampling-PWM which produced PWM generator in Simulink is used for pulses for semiconductors. SPWM is a carrier-based pulse width modulation technique. Two signals are compared with a comparator, and the obtained signal was used as gating pulses. When the sinusoidal wave has a magnitude higher than the triangular wave, the comparator output is high; otherwise, it is low. The natural sampling technique models the behavior of an analog implementation of a PWM generator (MATLAB). PWM with Natural sampling technique and SWPM and gating pulses is shown in Fig 1.

![Fig 1. Natural sampling PWM(a) and sinusoidal PWM(b) respectively and gate pulses](image)

THD, individual harmonics, and DC bias current were observed for power quality analysis. Fast Fourier Transform (FFT) block was used for THD and individual harmonics in MATLAB/SIMULINK and PSIM. THD tool is used in PSIM and THD block is used in Simulink for comparing and consistency of calculated value.

### 3.1. Single-phase topologies

Four different single-phase topologies were designed and analyzed: Half-Bridge, Full-Bridge with PWM generator in Simulink and Full-Bridge 2-level SPWM and 3-level SPWM in PSIM as a single phase. The half-Bridge inverter is modeled with the help of SIMULINK. There is a leg which contains two semiconductors in this topology. Natural sampling PWM was used for switching semiconductors,
and reference signal was generated internally. Semiconductors are switched on/off respectively if semiconductors on mode at the same time, short-circuit occurs. When IGBT1 on, IGBT2 off, the output voltage equal to Vs/2; the other state IGBT1 off, IGBT2 on, the output voltage equal to -Vs/2. Vs is the input voltage. The output voltage was kept constant at 220V with changing U_ref. Single-Phase half-bridge inverter with natural-sampling PWM is shown in Fig.2a. Input voltage is determined two times of full-bridge single-phase topologies due to output voltage half of modulation index times input voltage whereas full-bridge topologies output voltage equals modulation index times the input voltage. The second topology is full-bridge topology. The full-bridge inverter was modeled as H-bridge with 4 IGBTs in Simulink. The simulation model of single-phase half-bridge half-bridge inverter with natural-sampling PWM is shown Fig.2b. PWM was generated like in half-bridge topology. The freewheeling diodes permit current to flow even if all switches are open. The gate signal G1 and G3 are different signals, and G2 and G4 are opposite of G1 and G3 respectively. If same time closing in the same leg would cause short-circuit from DC supply to ground. This condition is known as shoot-through.

![Fig. 2. Single-phase half-bridge(a) and full-bridge(b) inverter with natural-sampling PWM](image)

The third single-phase topology is full-bridge topology which controlled with SPWM. Single-phase 2-level SPWM full-bridge inverter is shown in Fig.3a. Pulses are 2-level SPWM, so there is a carrier signal. Another single-phase topology is full-bridge topology with 3-level SPWM, and it is shown in Fig.3b. Circuit topology is same as other full-bridge topology, but control technique is 3-level SPWM. SPWM is generated with comparing sine wave and two different carrier waveforms. There is phase-opposition between carrier signals. These means there is phase-shifting between signal as 0° and 180° and DC offset between signals.

![Fig 3. Single-phase half-bridge(a) and full-bridge(b) inverter with Natural-Sampling PWM](image)
3.2. Three-Phase topologies

The second part, 3 different 3-phase inverters are modeled: H-bridge 2-level SPWM with manually controller, H-bridge 2-level with a controller and, 3-level cascaded H-bridge inverter [11].

First 3-phase topology is a 3-phase full-bridge inverter, or it is known that 3-phase universal bridge inverter. The circuit was modeled and analyzed in PSIM, and it is shown in Fig.4. There are 3 legs and 6 MOSFETs in the circuit. 2-level SPWM was used for switching semiconductors, and there are 3 carrier waveforms which are phase-shifting 120° each other in between.

Fig 4. 3-Phase uncontrolled 2-level SPWM full-bridge inverter

The second topology is three-phase closed-loop universal bridge topology, and it is shown in Fig.5. All circuit parameters and control topology is as same as 2-level SPWM uncontrolled topology. This topology aims to observe controlling effects on power quality. Voltage is kept constant with an automatic controller according to variable load conditions. Automatic controller unit consists of 3 part: a phase-locked loop unit (PLL), abc to dq transform and PI controller. Voltage controller block in SIMULINK was used for automatic controller unit.

Fig 5. 3-Phase 2-level controlled SPWM full-bridge inverter

Another topology 3-phase 3-level cascade-connected inverter and it can be shown in Fig 6. There are 3 different cascaded connected single-phase universal bridge. 3-level SPWM is produced with 3 sine waves which are 120° phase shifting and 6 different carrier waveforms [12]. There are phase disposition and shifting between carrier waves [13]. There is 180° phase shifting between carrier signals. [14]. Sine wave amplitude was changed due to changing load condition. In this topology, 3 DC sources are required. Voltage sources can be the same or different. In this study, 3 DC sources are identical and 350V.
4. Result and Comparison

All designed circuit topologies were simulated under 25%, 50%, 75% and 100% resistive load condition. Resistance was changed according to the desired load condition. LC filter properties are as same as for all topologies. FFT analysis of full load condition of single phase topologies with natural sampling PWM is shown in Fig.7, single phase topologies with SPWM is shown in Fig. 8, and three-phase topologies are shown in Fig. 9.

Fig 6. 3-Phase 3-level cascade SPWM full-bridge inverter

Fig 7. FFT analyses of half-bridge(a) and full-bridge(b) inverter controlling by natural-sampling PWM
Fig 8. FFT analyses of 2-level(a) and 3-level(b) SPWM Inverters
Fig 9. FFT analysis respectively uncontrolled(a) and controlled(b) full-bridge and cascaded H-bridge(c) inverters

Total harmonic distortion of single-phase topologies under 25%, 50%, 75% and 100% resistive load condition with LC filter which C=3.16 µF is shown in Table 1.

Table 1. THD of single-phase inverters with c=3.16 µf

<table>
<thead>
<tr>
<th>Inverters Load</th>
<th>Half-Bridge In Simulink</th>
<th>Full-Bridge In Simulink</th>
<th>2-level SPWM Full-Bridge</th>
<th>3-level SPWM Full-Bridge</th>
</tr>
</thead>
<tbody>
<tr>
<td>25%</td>
<td>16.16%</td>
<td>3.02%</td>
<td>16.05%</td>
<td>8.89%</td>
</tr>
<tr>
<td>50%</td>
<td>8.87%</td>
<td>2.09%</td>
<td>8.94%</td>
<td>4.84%</td>
</tr>
<tr>
<td>75%</td>
<td>5.94%</td>
<td>1.45%</td>
<td>5.95%</td>
<td>3.2%</td>
</tr>
<tr>
<td>100%</td>
<td>4.38%</td>
<td>1.09%</td>
<td>4.39%</td>
<td>2.32%</td>
</tr>
</tbody>
</table>

DC bias/DC injection of single phase topologies inverter is shown in Table 2.

Table 2. DC injection of single-phase inverters with c=3.16µf.

<table>
<thead>
<tr>
<th>Inverters Load</th>
<th>Half-Bridge In Simulink</th>
<th>Full-Bridge In Simulink</th>
<th>2-level SPWM Full-Bridge</th>
<th>3-level SPWM Full-Bridge</th>
</tr>
</thead>
<tbody>
<tr>
<td>25%</td>
<td>3.21*10^-6%</td>
<td>1.12*10^-3%</td>
<td>0.055%</td>
<td>0.015%</td>
</tr>
<tr>
<td>50%</td>
<td>3.33*10^-7%</td>
<td>1.3*10^-3%</td>
<td>0.0409%</td>
<td>0.06%</td>
</tr>
<tr>
<td>75%</td>
<td>6.2*10^-10%</td>
<td>6.42*10^-3%</td>
<td>0.172%</td>
<td>0.14%</td>
</tr>
<tr>
<td>100%</td>
<td>1.34*10^-9%</td>
<td>2.175*10^-5%</td>
<td>0.275%</td>
<td>0.238%</td>
</tr>
</tbody>
</table>

As mentioned above, capacitor value increased a proper value due to decreasing THD and limit between IEEE standards. THD with increased capacitor 100 µF is shown in Table 3.

Table 3. THD of single-phase inverters with c=100µf

<table>
<thead>
<tr>
<th>Inverters Load</th>
<th>Half-Bridge In Simulink</th>
<th>Full-Bridge In Simulink</th>
<th>2-level SPWM Full-Bridge</th>
<th>3-level SPWM Full-Bridge</th>
</tr>
</thead>
<tbody>
<tr>
<td>25%</td>
<td>0.99%</td>
<td>0.20%</td>
<td>0.828%</td>
<td>0.357%</td>
</tr>
<tr>
<td>50%</td>
<td>0.82%</td>
<td>0.12%</td>
<td>0.80%</td>
<td>0.349%</td>
</tr>
<tr>
<td>75%</td>
<td>0.73%</td>
<td>0.065%</td>
<td>0.725%</td>
<td>0.323%</td>
</tr>
<tr>
<td>100%</td>
<td>0.36%</td>
<td>0.063%</td>
<td>0.72%</td>
<td>0.31%</td>
</tr>
</tbody>
</table>

THD of three-phase topologies for different load condition can be shown in Table 4. DC bias or offset is shown in Table 5 All values are within acceptable limits.

Table 4. THD of 3-phase inverters

<table>
<thead>
<tr>
<th>Inverters Load</th>
<th>3-phase H-bridge uncontrolled</th>
<th>3-phase H-bridge controlled</th>
<th>3-phase 3-level Cascaded H-bridge</th>
</tr>
</thead>
<tbody>
<tr>
<td>25%</td>
<td>3.56%</td>
<td>3.67%</td>
<td>3.48%</td>
</tr>
<tr>
<td>50%</td>
<td>3%</td>
<td>3.06%</td>
<td>2.83%</td>
</tr>
<tr>
<td>75%</td>
<td>2.56%</td>
<td>2.57%</td>
<td>2.21%</td>
</tr>
<tr>
<td>100%</td>
<td>2.27%</td>
<td>2.25%</td>
<td>1.78%</td>
</tr>
</tbody>
</table>
Harmonics were observed around to 2 kHz for half-bridge topology and around to 4 kHz for the full-bridge topology with the help of Simulink. Harmonics were observed 2 kHz for SPWM controlled single-phase topologies. For this reason, 40th and 80th harmonics were observed. For all 3-phase topologies, harmonics were observed around 2 kHz. In half-bridge harmonics around 2kHz changes between 3.54%-13% and around 4 kHz changes 0.5%-1% to loading condition. For Full-bridge with PWM generator blocks, harmonics around 2 kHz is lower than half-bridge which change between 0.5%-1% but around 4 kHz are changed between 0.6-1% and higher than half-bridge topology. For 2-level SPWM inverter harmonics around 2kHz changes between 3.37-14.28% also around 4 kHz changes 0.5-1% accordingly load conditions. For 3-level SPWM harmonics are observed around 2 kHz changes 1.25-3.76% and also around 4 kHz changes between 0.1-0.8% according to loading condition. Harmonics are observed in multiples of 2000 Hz, 2 kHz and 4 kHz it can be explained with carrier-based PWM switching frequency is 2kHz. Most of power quality standards regulate harmonics up to 35th but in all topology in this paper 40th and 80th harmonics are observed. It is known that IEEE is working on this situation and standard will develop such as IEEE1547.2003.

5. Conclusion

Electricity demand and generating of electrical has been increasing day by day. The renewable energy system is very popular for satisfying this demand. Integrating every renewable resource into the interconnected power system, power quality is getting more complicated and power quality analysis of RES has become important. For these reasons; in this paper, 4 single-phase topologies and 3 three-phase inverter topologies which are used RESs were designed, simulated, analysed and compared in terms of THD, DC injection and individual harmonics.

According to the simulation results which mentioned above, results follows:
- For all topology max THD is observed at minimum load, min THD is observed at full-load.
- Power selection important power quality.
- As single phase designed in Simulink topologies, full bridge topology has more advantageous than half-bridge topology but the half-bridge topology is simpler than full-bridge topology.
- As single phase designed in PSIM, 3-level topology is more advantageous than 2-level topology. It can be said that if the level of PWM increased THD of an inverter decreases but control topology is the inverter will be more complicated.
- For all single phase topology, if capacitor value is increased up to the proper value, THD is decreased. Filter selection of inverter is very important.
- As three-phase topologies, min THD is observed 3-level cascaded H-bridge topology as expected.
- Level of inverter and THD is inversely related each other for single and three-phase topologies.
- THD of controlled topology is a little bit higher than uncontrolled topology due to oscillation of controller. It can be said that, controlling effects is very low and all results are consistent.
- DC injection for all topologies is acceptable and very low within certain limits.
- High order harmonics are observed in multiples of PWM switching frequency. These high order harmonics must be limited and the limits should be rearranged in the related standards accordingly.
- All power quality results are between IEEE 1547.2003 standards [14].
- As the same phase power, three-phase topologies are more advantageous than single phase topologies with same LC filter specification but inverter power of three-phase is more than single-phase.
- 3-phase topologies are more complex than single-phase topologies but less produces harmonics.

<table>
<thead>
<tr>
<th>Inverters Load</th>
<th>3-phase H-bridge uncontrolled</th>
<th>3-phase H-bridge controlled</th>
<th>3-phase 3-level Cascaded H-bridge</th>
</tr>
</thead>
<tbody>
<tr>
<td>25%</td>
<td>0.057%</td>
<td>0.058%</td>
<td>0.016%</td>
</tr>
<tr>
<td>50%</td>
<td>0.0011%</td>
<td>0.006%</td>
<td>0.0064%</td>
</tr>
<tr>
<td>75%</td>
<td>0.149%</td>
<td>0.042%</td>
<td>0.14%</td>
</tr>
<tr>
<td>100%</td>
<td>0.244%</td>
<td>0.028%</td>
<td>0.23%</td>
</tr>
</tbody>
</table>

Table 5. DC injection of 3-phase inverters
References